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As one of the most promising device used in nano-scale integrated circuits (IC), the junctionless field-effect transistor (JL FET) which presents remarkable electrical characteristics compared to conventional junction-based metal oxide semiconductor (MOS) FETs, in addition to its simplicity of fabrication, has been deeply studied in recent years \[[@CR1]--[@CR4]\]. While increasing the gate voltage forms the accumulation region in the channel, resulting to greater on current \[[@CR5]\], the introduction of the multiple-gate (MG) FET strengthened the controllability of the source-to-drain current from the gate voltage, resulting to much better subthreshold properties of the device. The junctionless multiple-gate (JL MG) FETs also have been widely studied for years \[[@CR6]--[@CR8]\]. Although the vertical channel gate-all-around MOSFET shows a nearly ideal *I*-*V* performance with a radius only several nanometers, the vertical channel of it makes the source and drain contact could not be manufactured in the same layer, which makes the layout of ICs incompatible with the planner technology. Moreover, as the semiconductor fabrication has been forced to scale down the channel length to be less than 10 nm, the MG FETs face the short-channel effect again \[[@CR9]--[@CR11]\]. In order to overcome the short-channel effect, recessed channel MOSFETs become a hot topic in recent years \[[@CR12]--[@CR16]\]. The modeling and simulation work of recessed channel MOSFETs is also comprehensively carried out \[[@CR17]--[@CR20]\]. A recessed channel MOSFET has both planner vertical channel parts under both source and drain contacts and a horizontal planar channel part. It actually prolonged the effective channel length compared to conventional MOSFETs with only the horizontal planar channel. For the device with the same distance between source and drain contacts, it can be more immune to the short-channel effect compared to conventional MOSFETs with planar channel; however, the experimental data shows that the subthreshold swing of MOSFETs with recess channel can not realize an ideal subthreshold swing with sub 100-nm effective channel length. That is because although the channel length is prolonged, the gate controllability is not strengthened as MG FETs. It should be noted that, it is better to define a new key geometrical parameter related to the description of integration, instead of the channel length. The distance between source and drain contacts is more realistic and effective because the final goal of the design of the nano-scale device is the realization of the best performance in a limited given chip area, and the actual device size is related to the channel width and the distance between source and drain contacts. In order to combine the advantages of both the MG FETs and recessed channel MOSFETs, in our previous work, we proposed saddle-shaped gate FETs with a U-shaped channel \[[@CR21]--[@CR23]\], which promotes the gate controllability to the horizontal channel part of the recessed channel from a planar single-gate type to a 3-D triple-gate type. After that, we upgrade this 3-D triple-gate feature formed not only in the horizontal channel part but also in both vertical channel parts. This device is named as H gate U channel FETs, and the recessed channel is correspondingly upgraded to a 3-D U-shaped tube channel too \[[@CR24]\]. As mentioned above, the final goal of the design of the nano-scale device is the realization of the best performance in a limited given chip area through optimization. To realize an optimized high-performance device, both gate structure and the corresponding channel structure should be well considered and designed. Also the fabrication complexity should be considered well. The devices mentioned above such as the recessed channel device, the previously proposed saddle FETs, and HGUC FETs have a common ground, a sandwich structure of gate oxide/gate/gate oxide should be well formed in the small recessed region. This structural feature limits its further promotion of integration. It seems that a good way to promote the integration is to simplify the structural feature in the recessed region and maintain the gate control ability to the vertical channel part and horizontal channel part of the U-shaped channel at the same time. In order to realize these device features and functions, in this paper, we proposed a novel rectangular gate U channel FET (RGUC FET) for extreme integrated distance between source and drain contacts. It has a U-shaped channel which can prolong the effect channel length without increasing the distance between source and drain contacts. Compared to the other U-shaped channel FETs, the RGUC FET is with a simpler inner structure in the recessed region of the U-shaped channel; thereafter, it can realize simpler manufacture in the inner part of the recessed region and smaller distance between source and drain contacts (higher integration). The proposed structure has better gate controllability and smaller reverse leakage current accompanied with higher *I*~ON~/*I*~OFF~ ratio. The distance between source contact and drain contact can be scaled down to less than 2 nm. The whole electric properties are analyzed by quantum simulations.
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Figure [1](#Fig1){ref-type="fig"}a presents the 3D schematic view of the RGUC FET, and Fig. [1](#Fig1){ref-type="fig"}b to d are profiles of the device cut through planes A, B, C, and D shown in Fig. [1](#Fig1){ref-type="fig"}a. *W* is the body width of the silicon, *t*~b~ is the body thickness of the silicon, *h*~in~ is the inner height of the spacer in the recessed region, *h*~ex~ is the height of the extension source/drain region, *t*~ox~ is the thickness of the gate oxide around the silicon body, and *t*~sp~ is the spacer thickness of the insulator layer deposited in the recessed region of the U-shaped channel which equals to the distance between source contact and drain contact.Fig. 1**a** 3D schematic view of the RGUC FET. **b** Profiles of the device cut through plane A of **a**. **c** Profiles of the device cut through plane B of **a**. **d** Profiles of the device cut through plane C of **a**

Since the silicon body thickness is less than 6 nm, quantum simulations are introduced in this paper instead of classical simulations to obtain more precise simulation results. All simulations are performed using the TCAD of SILVACO Atlas 3D device simulation, using the concentration-dependent mobility model, concentration-dependent Shockley-Read-Hall model, Auger recombination model, bandgap narrowing model, standard band-to-band tunneling model, and Bohm quantum potential model \[[@CR25]\]. The simulation parameters are listed in Table [1](#Tab1){ref-type="table"}. The two vertical body parts are actually cubes with four sides, the top surfaces of which are covered with the source or drain region and the bottom surface are both connected to the horizontal body part. The outer triple sides of the vertical body parts are surrounded by the gate oxide and rectangular gate contact, and the other inner side is connected to the inner spacer in the recessed region. The four sides of the horizontal body are all surrounded by the gate oxide and the rectangular gate contact. It is conjecturable that the rectangular gate has a strong field-effect control ability to both the horizontal body and the two vertical parts due to the structure features mentioned above. And, the inner spacer actually prolonged the distance of the shortest path between source and drain contacts in the silicon which could eliminate the short channel effect that can not be avoided for multi-gate devices with planar channel features. Compared to other 3-D channel devices \[[@CR21]--[@CR24]\], the proposed structure needs no gate formation in the recessed region, which largely reduces the complexity of the inner structure of the recessed region.Table 1Parameter selection for RGUC FET in TCAD simulationParametersValuesBody width (*W*)6 nmVertical body thickness (*t*~bv~)6 nmHorizontal body thickness (*t*~bh~)6 nmSpacer thickness between S/D region (*t*~sp~)0.5 to 4 nmVertical length of the gate (*t*~gate~)8 to 16 nmGate oxide layer thickness (*t*~ox~)1 nmExtension height of spacer between S/D region (*h*~ex~)0 to 10 nmInner height of spacer in the recessed region (*h*~in~)3 to 10 nmDoping concentration (*N*~D~)1 × 10^17^ cm^−3^ to 2 × 10^18^ cm^−3^Drain-source voltage (*V*~DS~)0 to 1.0 VGate-source voltage (*V*~GS~)0.4 to 1.0 V
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The Bohm quantum potential (BQP) model calculates a position-dependent potential energy term using an auxiliary equation derived from the Bohm interpretation of quantum mechanics. This model is derived from pure physics and allows the model to approximate the quantum behavior of different classes of devices as well as a range of materials. The effects of quantum confinement on the device performance, including *I*-*V* characteristics, will then be calculated to a good approximation. Previous studies show that the gate leakage current is negligible for cases of oxide thickness larger than 0.5 nm \[[@CR7], [@CR26]\].

Figure [2](#Fig2){ref-type="fig"}a shows the comparisons of the drain-source current gate-source voltage (*I*~DS~-*V*~GS~) characteristics of the RGUC FET with different *h*~in~s on both logarithmic and linear scales. Figure [2](#Fig2){ref-type="fig"}b shows the comparisons of subthreshold swings (SS) and *I*~ON~/*I*~OFF~ ratio of the RGUC FET with different *h*~in~s. With the increase of *h*~in~, the vertical path of the whole channel from source to drain is continuously increased, then the shortest effective channel length increases gradually, and the short-channel effect gradually weakens and is finally eliminated. The SS can realize a nearly ideal value of 65 mV/dec for *h*~in~ reaches 10 nm. The *I*~ON~/*I*~OFF~ ratio also increases about 35 times for *h*~in~ increases from 2 to 10 nm due to the continuously decreased SS. The prolonged *h*~in~ makes the distance of the shortest path from source to drain increases from 6 to 22 nm, which equals to 2 *h*~in~ + *t*~sp~ and is equivalent to the effective channel length of the proposed structure. Figure [2](#Fig2){ref-type="fig"}c and d show a 2-D electron concentration distribution in the silicon body in off state for the device with 2 nm and 10 nm *h*~in~, respectively. For the case of 2 nm, the highest electron concentration in the horizontal body region is about 10^12^ cm^−3^ and the distance between source/drain contact and the horizontal body region is very short. Thereafter, the source/drain bias seriously affect the electron distribution in the horizontal body region; the solution is to prolong the vertical channel which keeps the source/drain away from the horizontal body region. For the case of 10 nm, in Fig. [2](#Fig2){ref-type="fig"}d, we can see that the highest electron concentration in the horizontal body region is decreased down to 10^9^ cm^−3^, and it makes a more ideal fully depleted region for the off state which brings much lower level of leakage current.Fig. 2**a** The comparisons of the *I*~DS~-*V*~GS~ characteristics of the RGUC FET with different *h*~in~s on both logarithmic and linear scales. **b** The comparisons of subthreshold swings (SS) and *I*~ON~/*I*~OFF~ ratio of the RGUC FET with different *h*~in~s. **c** 2-D electron concentration distribution in the silicon body in off state for the device with 2-nm *h*~in~. **d** 2-D electron concentration distribution in the silicon body in off state for the device with 10 nm *h*~in~

Figure [3](#Fig3){ref-type="fig"}a shows the comparisons of the *I*~DS~-*V*~GS~ characteristics of the RGUC FET with different *t*~sp~s on both logarithmic and linear scales. Figure [3](#Fig3){ref-type="fig"}b shows the comparisons of subthreshold swings (SS) and *I*~ON~/*I*~OFF~ ratio of the RGUC FET with different *t*~sp~s. With the decrease of *t*~sp~, the distance between source and drain contacts are continuously decreased too. The leakage current is mainly induced by band-to-band tunneling current. The tunneling probability is proportional to the band bending which can be equivalent to the electric field intensity in a certain point. The total tunneling current is the sum of the tunneling current generated in each point of the body region.Fig. 3**a** The comparisons of the *I*~DS~-*V*~GS~ characteristics of the RGUC FET with different *t*~sp~s on both logarithmic and linear scales. **b** The comparisons of subthreshold swings (SS) and *I*~ON~/I~OFF~ ratio of the RGUC FET with different *t*~sp~s. **c** 2-D electric field distribution in the silicon body in off state for the device with 2 nm *t*~sp~. **d** 2-D electric field distribution in the silicon body in off state for the device with 0.5 nm *t*~sp~. **e** 2-D electron concentration distribution in the silicon body in off state for the device with 0.5 nm *t*~sp~

Figure [3](#Fig3){ref-type="fig"}c and Fig. [2](#Fig2){ref-type="fig"}d show a 2-D electric field distribution in the silicon body in off state for the device with 2 nm and 0.5 nm *t*~sp~, respectively. For a larger spacer thickness or a smaller drain-source voltage (*V*~DS~) bias, the electric field intensity on the interface between the spacer in the recessed region is not strong enough to produce a large amount of leakage current. The strongest electric field intensity appears near the interface between the gate oxide and the vertical body part, which is decided by *V*~GD~. However, if the source-to-drain distance is decreased to less than 1 nm (less than the gate oxide thickness), the strongest field intensity appears near the interface between the spacer in the recessed region and the two vertical body parts. It can be seen that when *t*~sp~ is less than 1 nm, for a larger *V*~DS~ (0.5 V for example), the leakage current is almost independent with the gate bias and mainly decided by the *V*~DS~. The SS is almost independent with *t*~sp~ and maintains a nearly ideal value of 65 mV/dec for a *h*~in~ = 10 nm case until *t*~sp~ is less than 2 nm. The *I*~ON~/*I*~OFF~ ratio maintains 10^8^ till *t*~sp~ = 2 nm and is seriously degraded for *t*~sp~ less than 2 nm due to the leakage current increase induced by the strong electric field appears near the interface between the spacer in the recessed region and the two vertical body parts. The electric field intensity of the silicon body in the body region is comprehensively enhanced for the 0.5 nm *t*~sp~ case. Figure [3](#Fig3){ref-type="fig"}e shows 2-D electron concentration distribution in the silicon body in off state for the device with 0.5 nm *t*~sp~. Compared with Fig. [2](#Fig2){ref-type="fig"}d, it is clearly seen that the electron concentration in the horizontal body region is enlarged from 10^9^ to 10^10^ cm^−3^. Besides, the dimension of 0.5 nm spacer thickness is very close to a single-molecule layer, which may cause damage of the insulation property of the spacer layer to some degree. Due to the reason mentioned above, the *t*~sp~ is suggested to be 2 nm for high-integration and low-leakage low-power consumption design.

Figure [4](#Fig4){ref-type="fig"} shows the *I*~DS~-*V*~DS~ of the proposed RGUC FET with optimized structure under different.Fig. 4*I*~DS~-*V*~DS~ characteristic of the proposed RGUC FET with optimized device parameters

*V*~GS~ values, the SS of which is about 63 mV/dec, and the *I*ON/*I*OFF is 10^9^ \~ 10^10^. The saturated current increases as *V*~GS~ increases.

Conclusions {#Sec4}
===========

A novel RGUC FET with high integration and high performance is proposed in this paper, which presents low-subthreshold swings and higher *I*~ON~/*I*~OFF~ ratio. The distance between source/drain (S/D) contacts can be reduced to 2 nm, with almost ideal characteristics such as SS, reverse leakage current, and *I*~ON~/*I*~OFF~ ratio. All the electrical properties are simulated with quantum models to ensure more precise results.
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